XCVU29P-1FIGD2104E
XCVU29P-1FIGD2104E
Image shown is a representation only, Exact specifications should be obtained from the product data sheet.
rohs

AMD Xilinx

XCVU29P-1FIGD2104E


XCVU29P-1FIGD2104E
F20-XCVU29P-1FIGD2104E
Active
IC FPGA 676 I/O 2104FCBGA
2104-FCBGA (52.5x52.5)

XCVU29P-1FIGD2104E ECAD Model


Download the free Library Loader to convert this file for your ECAD Tool. Learn more about ECAD Model.

XCVU29P-1FIGD2104E Attributes


Type Description Select
Mfr AMD Xilinx
Series Virtex® UltraScale+™
Package Tray
Number of LABs/CLBs 216000
Number of Logic Elements/Cells 3780000
Total RAM Bits 99090432
Number of I/O 676
Voltage - Supply 0.825V ~ 0.876V
Mounting Type Surface Mount
Operating Temperature 0°C ~ 100°C (TJ)
Package / Case 2104-BBGA, FCBGA
Supplier Device Package 2104-FCBGA (52.5x52.5)
Base Product Number XCVU29

XCVU29P-1FIGD2104E Datasheet Download


XCVU29P-1FIGD2104E Overview



The XCVU29P-1FIGD2104E is a Field Programmable Gate Array (FPGA) from Xilinx, Inc. It is a high-performance, low-power, single-chip solution for a wide range of applications. It is based on the Virtex UltraScale+ architecture and includes both UltraScale+ logic and UltraScale+ memory elements.


The XCVU29P-1FIGD2104E has a total of 29.3 million system logic cells and 8.3 million memory bits, with a total of 1,104 I/Os. It also includes four 16-bit, 6.25 Gbps SERDES transceivers, two Multi-Gigabit Transceivers (MGTs) with integrated clock recovery, and two integrated PCIe Gen3 blocks.


The device is designed for a wide range of applications, including high-performance networking, storage, and embedded systems. It is optimized for applications that require high-speed, low-power, and high-density logic and memory elements, such as 4K/8K/16K video processing, image processing, and machine learning. It is also suitable for applications that require high-speed connectivity, such as 10/25/50/100/200/400 Gbps Ethernet, InfiniBand, and Fibre Channel.


The XCVU29P-1FIGD2104E is available in a 19 x 19 mm, 0.8 mm pitch, flip-chip ball grid array (BGA) package. It is compatible with Xilinx Vivado Design Suite, and supports the industry-standard IEEE 1149.1 JTAG boundary scan. It also supports dynamic partial reconfiguration, which allows users to reconfigure a portion of the device while the system is running.



3,519 In Stock


I want to buy

Unit Price: $31,729.3479
The price is for reference only.
paypal mastercard unionpay dhl fedex ups

Pricing (USD)

QTY Unit Price Ext Price
1+ $29,508.2935 $29,508.2935
10+ $29,191.0001 $291,910.0007
100+ $27,604.5327 $2,760,453.2673
1000+ $26,018.0653 $13,009,032.6390
10000+ $23,797.0109 $23,797,010.9250
The price is for reference only, please refer to the actual quotation!

Quick Quote