Microchip Technology Inc
AGLP125V5-CSG281
AGLP125V5-CSG281 ECAD Model
AGLP125V5-CSG281 Attributes
| Type | Description | Select |
|---|---|---|
| Pbfree Code | Yes | |
| Rohs Code | Yes | |
| Part Life Cycle Code | Transferred | |
| Supply Voltage-Nom | 1.5 V | |
| Number of Inputs | 212 | |
| Number of Outputs | 212 | |
| Number of Logic Cells | 3120 | |
| Number of Equivalent Gates | 125000 | |
| Number of CLBs | 3120 | |
| Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
| Temperature Grade | COMMERCIAL | |
| Package Shape | SQUARE | |
| Technology | CMOS | |
| Organization | 3120 CLBS, 125000 GATES | |
| Clock Frequency-Max | 250 MHz | |
| Power Supplies | 1.5 V | |
| Supply Voltage-Max | 1.575 V | |
| Supply Voltage-Min | 1.425 V | |
| JESD-30 Code | S-PBGA-B281 | |
| Qualification Status | Not Qualified | |
| Moisture Sensitivity Level | 3 | |
| Operating Temperature-Max | 70 °C | |
| Peak Reflow Temperature (Cel) | 260 | |
| Time@Peak Reflow Temperature-Max (s) | 30 | |
| Number of Terminals | 281 | |
| Package Body Material | PLASTIC/EPOXY | |
| Package Code | TFBGA | |
| Package Equivalence Code | BGA281,19X19,20 | |
| Package Shape | SQUARE | |
| Package Style | GRID ARRAY, THIN PROFILE, FINE PITCH | |
| Surface Mount | YES | |
| Terminal Form | BALL | |
| Terminal Pitch | 500 µm | |
| Terminal Position | BOTTOM | |
| Width | 10 mm | |
| Length | 10 mm | |
| Seated Height-Max | 1.05 mm | |
| Ihs Manufacturer | MICROSEMI SOC PRODUCTS GROUP | |
| Package Description | TFBGA, BGA281,19X19,20 | |
| Reach Compliance Code | compliant | |
| HTS Code | 8542.39.00.01 | |
| Part Package Code | BGA | |
| Pin Count | 281 |
AGLP125V5-CSG281 Datasheet Download
AGLP125V5-CSG281 Overview
The AGLP125V5-CSG281 is a Field Programmable Gate Array (FPGA) chip from Xilinx. It is a member of the Virtex-5 family and is based on the Virtex-5 SX95T architecture. It is a high-performance, low-power device that is suitable for a wide range of applications.
The AGLP125V5-CSG281 has a total of 125 million system gates, with up to 9.6 million logic cells and up to 6.5 million flip-flops. It also has 1.2 million bits of embedded RAM and up to 4,096 block RAMs. It supports up to 8 MultiGigabit Transceivers (MGTs) with a maximum data rate of 12.5 Gbps per MGT. It also has two full-rate SERDES transceivers with a maximum data rate of 6.4 Gbps.
The AGLP125V5-CSG281 is suitable for a wide range of applications, including high-performance computing, video processing, wireless communications, and networking. It can be used for applications such as machine vision, medical imaging, and high-speed data acquisition. It is also suitable for high-bandwidth applications, such as 10/40/100G Ethernet, and high-speed serial protocols, such as PCIe and SATA.
The AGLP125V5-CSG281 is a high-performance, low-power device that is suitable for a wide range of applications. It has a total of 125 million system gates, with up to 9.6 million logic cells and up to 6.5 million flip-flops. It also supports up to 8 MultiGigabit Transceivers (MGTs) with a maximum data rate of 12.5 Gbps per MGT and two full-rate SERDES transceivers with a maximum data rate of 6.4 Gbps. It is suitable for applications such as machine vision, medical imaging, high-speed data acquisition, 10/40/100G Ethernet and high-speed serial protocols, such as PCIe and SATA.
You May Also Be Interested In
5,267 In Stock
Pricing (USD)
| QTY | Unit Price | Ext Price |
|---|---|---|
| 1+ | $48.2608 | $48.2608 |
| 10+ | $47.7418 | $477.4184 |
| 100+ | $45.1472 | $4,514.7171 |
| 1000+ | $42.5525 | $21,276.2530 |
| 10000+ | $38.9200 | $38,919.9750 |
| The price is for reference only, please refer to the actual quotation! | ||