
AMD Xilinx
XCV400E-6PQG240C
XCV400E-6PQG240C ECAD Model
XCV400E-6PQG240C Attributes
Type | Description | Select |
---|---|---|
Pbfree Code | Yes | |
Rohs Code | Yes | |
Part Life Cycle Code | Obsolete | |
Supply Voltage-Nom | 1.8 V | |
Number of Inputs | 158 | |
Number of Outputs | 158 | |
Number of Logic Cells | 10800 | |
Number of Equivalent Gates | 129600 | |
Number of CLBs | 2400 | |
Combinatorial Delay of a CLB-Max | 470 ps | |
Programmable Logic Type | FIELD PROGRAMMABLE GATE ARRAY | |
Temperature Grade | OTHER | |
Package Shape | SQUARE | |
Technology | CMOS | |
Organization | 2400 CLBS, 129600 GATES | |
Clock Frequency-Max | 357 MHz | |
Power Supplies | 1.2/3.6,1.8 V | |
Supply Voltage-Max | 1.89 V | |
Supply Voltage-Min | 1.71 V | |
JESD-30 Code | S-PQFP-G240 | |
Qualification Status | Not Qualified | |
JESD-609 Code | e3 | |
Moisture Sensitivity Level | 3 | |
Operating Temperature-Max | 85 °C | |
Peak Reflow Temperature (Cel) | 245 | |
Time@Peak Reflow Temperature-Max (s) | 30 | |
Number of Terminals | 240 | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | FQFP | |
Package Equivalence Code | QFP240,1.3SQ,20 | |
Package Shape | SQUARE | |
Package Style | FLATPACK, FINE PITCH | |
Surface Mount | YES | |
Terminal Finish | Matte Tin (Sn) | |
Terminal Form | GULL WING | |
Terminal Pitch | 500 µm | |
Terminal Position | QUAD | |
Width | 32 mm | |
Length | 32 mm | |
Seated Height-Max | 4.1 mm | |
Ihs Manufacturer | XILINX INC | |
Part Package Code | QFP | |
Package Description | PLASTIC, QFP-240 | |
Pin Count | 240 | |
Reach Compliance Code | unknown | |
ECCN Code | EAR99 | |
HTS Code | 8542.39.00.01 |
XCV400E-6PQG240C Datasheet Download
XCV400E-6PQG240C Overview
The XCV400E-6PQG240C chip model is a powerful and versatile device capable of handling a variety of tasks. It is suitable for high-performance digital signal processing, embedded processing, and image processing, among other applications. In order to use the XCV400E-6PQG240C chip model effectively, one must understand the product description, design requirements, and potential applications of the chip model.
The XCV400E-6PQG240C chip model is a field-programmable gate array (FPGA) chip that is designed to be used in a variety of applications. It is designed to be used with the HDL (Hardware Description Language) language, which is a programming language that is used to create digital systems. The chip model is capable of performing a wide range of tasks, including digital signal processing, embedded processing, and image processing. It is also capable of performing tasks such as data transmission, data storage, and data manipulation.
In addition, the XCV400E-6PQG240C chip model is capable of being used in the development and popularization of future intelligent robots. This is because the chip model is designed to be used with the HDL language, which is a powerful and versatile programming language that can be used to create intelligent robots. In order to use the XCV400E-6PQG240C chip model effectively in the development and popularization of future intelligent robots, one must have a strong understanding of the HDL language and the design requirements of the chip model.
When using the XCV400E-6PQG240C chip model, it is important to understand the product description and design requirements of the chip model. It is also important to understand any potential applications of the chip model and any potential risks associated with using the chip model. Furthermore, it is important to understand the technical talents needed to use the XCV400E-6PQG240C chip model effectively. This includes having a strong understanding of the HDL language, as well as having a strong understanding of the design requirements of the chip model.
In conclusion, the XCV400E-6PQG240C chip model is a powerful and versatile device capable of handling a variety of tasks. It is suitable for high-performance digital signal processing, embedded processing, and image processing, among other applications. It can also be used in the development and popularization of future intelligent robots. In order to use the XCV400E-6PQG240C chip model effectively, one must understand the product description, design requirements, and potential applications of the chip model. Furthermore, one must have a strong understanding of the HDL language and the design requirements of the chip model in order to use the XCV400E-6PQG240C chip model effectively.
You May Also Be Interested In
1,762 In Stock






Pricing (USD)
QTY | Unit Price | Ext Price |
---|---|---|
1+ | $167.4000 | $167.4000 |
10+ | $165.6000 | $1,656.0000 |
100+ | $156.6000 | $15,660.0000 |
1000+ | $147.6000 | $73,800.0000 |
10000+ | $135.0000 | $135,000.0000 |
The price is for reference only, please refer to the actual quotation! |