
Altera Corporation
EP2A40F672C9N
EP2A40F672C9N ECAD Model
EP2A40F672C9N Attributes
Type | Description | Select |
---|---|---|
Pbfree Code | Yes | |
Rohs Code | Yes | |
Part Life Cycle Code | Transferred | |
Supply Voltage-Nom | 1.5 V | |
Propagation Delay | 2.05 ns | |
Number of I/O Lines | 492 | |
Programmable Logic Type | LOADABLE PLD | |
Temperature Grade | OTHER | |
Package Shape | SQUARE | |
Technology | CMOS | |
Organization | 492 I/O | |
Output Function | MACROCELL | |
Supply Voltage-Max | 1.575 V | |
Supply Voltage-Min | 1.425 V | |
JESD-30 Code | S-PBGA-B672 | |
Qualification Status | Not Qualified | |
JESD-609 Code | e1 | |
Operating Temperature-Max | 85 °C | |
Peak Reflow Temperature (Cel) | 245 | |
Time@Peak Reflow Temperature-Max (s) | 40 | |
Number of Terminals | 672 | |
Package Body Material | PLASTIC/EPOXY | |
Package Code | BGA | |
Package Shape | SQUARE | |
Package Style | GRID ARRAY | |
Surface Mount | YES | |
Terminal Finish | Tin/Silver/Copper (Sn/Ag/Cu) | |
Terminal Form | BALL | |
Terminal Pitch | 1 mm | |
Terminal Position | BOTTOM | |
Width | 27 mm | |
Length | 27 mm | |
Seated Height-Max | 2.1 mm | |
Ihs Manufacturer | ALTERA CORP | |
Part Package Code | BGA | |
Package Description | BGA, | |
Pin Count | 672 | |
Reach Compliance Code | compliant | |
ECCN Code | 3A991.D | |
HTS Code | 8542.39.00.01 |
EP2A40F672C9N Datasheet Download
EP2A40F672C9N Overview
The EP2A40F672C9N chip model is a high-performance, embedded processing solution for digital signal processing and image processing. It was designed with the intention of providing a reliable and powerful platform for applications that require the use of HDL language. It is capable of handling complex tasks and can be used in a variety of applications.
The EP2A40F672C9N chip model is highly upgradeable, allowing for future upgrades and improvements. This makes it an ideal solution for modern communication systems, as it can be adapted to meet the needs of new and emerging technologies. Furthermore, its powerful processing capabilities make it a great choice for the development and popularization of future intelligent robots.
The EP2A40F672C9N chip model requires a certain level of technical expertise to use effectively. Knowledge of HDL language is essential, as well as a good understanding of digital signal processing and image processing. Additionally, those using the chip model should have a good understanding of hardware and software engineering, as well as an understanding of the underlying architecture of the chip model. Those with these skills can use the EP2A40F672C9N chip model to its fullest potential, allowing for the development of powerful and reliable applications.
You May Also Be Interested In
2,336 In Stock






Pricing (USD)
QTY | Unit Price | Ext Price |
---|---|---|
No reference price found. |